University of California, Santa Barbara

Department of Electrical and Computer Engineering

ECE 152A – Digital Design Principles


Homework #7 – Solution

Problem #1.


For the function below:

 $F(A,B,C) = \Sigma m(1,2,4,5,7)$

(1) Express the function in standard (minimized) sum of products form




(2) Construct a truth table for the function



Homework #7 – Solution– Page 1 of 18


(3) Implement the function with a four-to-one multiplexer:



(4) Using Shannon's expansion theorem, expand the function from part (1) above in terms of the variable A. Show all steps.

F=AB'+AC+B'C+A'BC' $= A(B'+C+B'C+(0)\vec{B}C')$ + A' (10) 3' + 10 1 + B'C + BC' = A(B'+C+BC) + A'(BC+BC') $=A(B'tc)+A'(B\oplus C)$

(5) Implement the function with a two-to-one MUX and the minimum number of additional gates.



Problem #2.

In this problem you are to design a 4-bit barrel shifter (using TTL components) and determine its maximum frequency (minimum clock period) of operation.

Note: This problem consists of 4 parts. It is possible to do parts 3 and 4 without doing parts 1 and 2.

A barrel shifter allows rotating the contents of a register an arbitrary number of bits to the left or right. If the bits in this register are labeled A, B, C and D the operation of the barrel shifter is as shown below:

Shift Direction	<u>Count</u>	Re	gister (Conter	<u>nts</u>
Right	0	А	В	С	D
Right	1	D	Α	В	С
Right	2	С	D	Α	В
Right	3	В	С	D	Α
Left	0	A	В	С	D
Left	1	В	С	D	Α
Left	2	С	D	Α	В
Left	3	D	Α	В	С

The barrel shifter can be constructed using four D flip-flops and four 4:1 multiplexers, one on the D input of each flip-flop. Given a 3 bit control word indicating the direction (DIR: 0 = right and 1 = left) and count (CNT1, CNT0: 00 = 0, 01=1,10=2 and 11 = 3), a combinational circuit (MUX select circuitry) generates the select inputs (S1 and S0) for the four multiplexers. The same S1 and S0 are applied to all four multiplexers, selecting the correct input to the D flip-flop.

The implementation of the barrel shifter will use 7474 D flip-flops, 74153 4:1 multiplexers and assorted NAND gates (7400, 7410, 7420, 7430). The relevant timing data is provided below.

7474

		SERIES 54/74		'70			72, '73			'74			'109			'110			'111		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC Series 54 Series 74		4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V	
		4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25		
High-level output curre	nt, IOH				-400			-400			-400			-800	1		-800			-800	μA
Low-level output current	nt, IOL				16			16			16			16			16			16	mA
	Clock high		20			20			30			20			25			25			
Pulse width, tw	Clock low				47			37			20			25			25		ns		
Preset or clear low		25			25			30			20			25			25				
Input setup time, t _{su}			201	1		01	1		201		-	101		-	201			01			ns
Input hold time, th			5	1		0	1		51			61			51			301			ns
		Carias 54	-55	1	125	- 55		125	55		125	EE		125	66		125	66		125	

7474

PARAMETER FROM TO (INPUT) (OUTPUT)		TEST		'70			72, '73 76, '10			'74			'109			'110			'111		UNIT		
	Contentions	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
fmax				20	35		15	20		15	25		25	33		20	25		20	25		MHz	
tPLH	Preset	Q				50		16	25			25		10	15		12	20		12	18		
TPHL	(as applicable)	ā	C _L = 15ρF, R _L = 400 Ω, See Note 2				50		25	40			40		23	35		18			21	30	ns
tPLH	Clear	ā			R _L = 400 Ω,			50		16	25			25		10	15		12			12	18
tPHL	(as applicable)	Q				50		25	40			40		17	25		18			21	30	ns	
TPLH	Clash	Q or Q			27.	50		16	25		14	25		10	16		20			12	17		
tPHL	Clock					18	50		25	40		20	40		18	28		13	20		20	30	ns

 $f_{max} \equiv maximum clock frequency; t_{PLH} \equiv propagation delay time, low-to-high-level output; t_{PHL} \equiv propagation delay time, high-to-low-level output. NOTE 2: Load circuit and voltage waveforms are shown on page 3-10.$

74153


switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
tPLH	Data	Y			12	18	ns
^t PHL	Data	Y			15	23	ns
tPLH .	Select	Y	$C_{L} = 30 \text{ pF}, R_{L} = 400 \Omega,$		22	34	ns
tPHL .	Select	Y	See Note 3		22	34	ns
	Caroba	V			10	30	ne


7400, 7410, 7420, 7430

түре	TEST CONDITIONS#		tpLH (ns) agation delay o-high-level o		1	tPHL (ns) agation delay to-low-level c	
		MIN	TYP	MAX	MIN	TYP	MA)
'00, '10			11	22		7	15
'04, '20	C _L = 15 pF, R _L = 400 Ω		12	22		8	15
'30	1		13	22		8	15
territe search the second second						the local data and the second s	

1. Complete the schematic below by showing the connections between the outputs of the four flip flops and the inputs to the four multiplexers necessary to realize the barrel shifter. The multiplexers should get all four flip-flop outputs; the problem is which input gets which one (S1S0 = 00 : input = 10, 01 = 11, 10 = 12, 11 = 13). When there is no shift, the output of the flip-flop is fed back to the input of the same flip flop (as shown on the schematic).



SINCE DATA MUST REMAIN IN THE SAME ORDER (BUT ROTATED) IO = FUP-FOP OUTPUT I, = ONE FF TO THE RIGHT IZ = TWO FF TO THE RIGHT I3 = THREE FF TO RIGHT (ORDER TO THE LEFT ALSO WORKS)



2. The count and direction inputs are applied to the MUX select circuitry via 7474 D flip flops, hence both the true and complemented versions will be available (inverters not required). Based on the connections defined in part 1, design the MUX select circuitry using only NAND gates. Include Karnaugh maps and the minimized Boolean equations; you do not have to draw the schematic.

FROM DECIGN PEC DIR=0, ROTATE RIGHT BY COUNT; DIR = 1 ROTATE LEFT BY COUNT NOTE THAT CATI = CATO = NO ROTATE SI AND SO = O NOTE ALSO THAT R1 = 13, R2 = 12 AND R3 = 11 USING THE MUX CONNECTIONS DEFINED PREVIOUSLY $R_1 = L_3 \implies SISO = 01$ $R_2 = L_2 \implies SISO = 10$ R3 = (1 =) SISO = 11

CNTI CNTO DIR 00 01 11 10 0 0 0 0 0 S, = DIR CNTI CNTO + DIR CNTI + CNTI CNTO CNTI CNTO DIR 00 01 11 10 0 0 0 0 So = CNTO NOTE: THE LOGICAL EQUATIONS WILL BE DIFFERENT BASED ON THE CONNECTIONS MADE IN PART 1 ... BUT THE TIMING WILL BE THE SAULE

3. Determine the critical path in the design. (Note again: if you were unable to complete parts 1 and 2 above, you can assume that the MUX select circuitry can be realized via a 2-level NAND/NAND implementation).

THE CRITICAL PATH WILL BE THROUGH THE MUX SELECT CIRCUITRY THROUGH THE MUX TO THE D FNPUTS TO THE FUP FLOPS MUX SELECT CIRCUTTRY: · ALL NANDS, TWO LEVEL · NO FAUERTERS NEEDED · ALL PATHS HAVE TWO INVERSIONS =) A = tput + tpHL = 22 + 15 = 37mS Mux DELAY: SELECT -> Y, tome = tout = 34ns :. CRITICAL PATH = 34+37 = 71n5

4. Determine the minimum clock period for the design.

CLK -> Q (DIR, CNTI, CNTZ) tPLH = 25nS, tPHL = 40nS CRITICAL PATH = 7/nS tsu (A, B, C, D FUP FLOPE) = 20 nS MIN CLOCK PERIOD = 40ns + 71ns + 20ns = 131ns => 7.63MHZ

Problem #3.

In this problem you are asked to design a circuit that takes as its input, a three bit number (In2, In1, In0) and produces its complement (Out2, Out1, Out0). The input number can be in unsigned, sign magnitude, 1's complement or 2's complement representation. A 2-bit control input (Cntrl1, Cntrl0) indicates the representation of the input number as follows:

Cntrl1, Cntrl0	=	00 = unsigned
		01 = sign magnitude
		10 = 1's complement
		11 = 2's complement

If the number is unsigned, the output of the circuit is the number itself (it has no complement). In all other cases, the output should be the complement of the input in the appropriate representation.

1. Implement the design using a ROM. Define the contents of each ROM location and clearly indicate how the ROM address is constructed.


· 5 INPUT BITS CNTRUL, CNTRUD, INZ, FUI, IND · USE 32×3 ROM · MOST PIGNIFICANT 2 BITS ARE CNTRLI, CNTRLO · LEAST PIGNIFICANT 3 BITS ARE INZ, INI, INO CNTRLI CNTRLO INZ INI INO AY A3 AZ AI AO DZ DI DO OUTZ OUT, OUTO

CNTRUI, CUTLLO = 00 => UNSIGNED AY, A3 =00 (ADDLESSES 0-7) AZ AI AD DZ DI DO 0 0 0 0 00 0 0 1 001 0 1 0 0 1 0 0 1 1 0 1 1 100 100 0 1 101 1 110 110 1 (1 1 1 CNTRU, CNTRUO = 01 => PIGN MAGNINIDE A4, A3=01 (ADDRESSES 8-15) A2 AI AO DI DZ 00 00101 0000 100101 0 0001 00000 0 00 6 1


CNTRI, CNTRLO = 10 => 1's ComPLETIENT A4, A3 = 10 AZ AI AO 02 DI 20 (1 0 1-00 10-0 CNTRUI, CNTRUD =11 => 2'S COMPLEMENT A4, A3 = 11 AZ AI AO DZ DI Do 001-0, 6

ECE 152A – Summer 2009

 Ignoring (for the moment) the 2's complement portion of the design (Cntrl1, Cntrl0 = 11), redesign the circuit using 3, 4-to-1 multiplexers (i.e., generate the unsigned, sign magnitude and 1's complement numbers). You can assume that both the true and complemented versions of In2, In1 and In0 are available (no inverters are necessary)



3. Adding three full adders and a single AND gate to the design in part 2, complete the design to generate the 2's complement of the number (Cntrl1, Cntrl0 = 11).



Problem #4.

In this problem you are to design a two-bit, combinational comparator. The circuit has two, two-bit inputs A (A1, A0) and B (B1, B0) and three outputs A<B, A=B and A>B. Assume both A and B are unsigned integers and can take on the values 0 through 3. A1 and B1 are the more significant bits.

1. Design the circuit using an appropriately sized ROM. Show the contents of each memory location in the ROM.

Row	IS 16	X 3				
AI	Ao	BI	BO	ACB	A=B	A>B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0.	1	0	0
0	0	1	(1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	/	0	1	0	0
0	1	1	/	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	/	1	1	0	0
1	1	0	0	0	0	(
1	/	0	1	0	0	1
/	1	/	0	0	0	/
/	/	/	/	0	1	0

2. Design the circuit using a decoder with high true outputs (again, of the appropriate size) and OR gates. Use sum of minterm notation in constructing your solution.

